AI ASIC chip design for inference